

BIAX Corporation v. Intel
Civil Action No. 2:05-cv-184-TJW

EXHIBIT 3
(PART 1)

5,517,628

Page 2

U.S. PATENT DOCUMENTS

4,247,894	1/1981	Beismann et al.	364/200
4,250,546	2/1981	Boney et al.	364/DIG. 1
4,270,167	5/1981	Kochler et al.	
4,334,268	6/1982	Boney et al.	364/DIG. 1
4,338,661	7/1982	Tredennick et al.	364/DIG. 1
4,342,078	7/1982	Tredennick et al.	364/200
4,430,707	2/1984	Kim .	
4,435,758	3/1984	Lorie et al. .	
4,466,061	8/1984	DeSantis .	
4,468,736	8/1984	DeSantis .	
4,514,807	4/1985	Nogi .	
4,535,589	7/1985	Shintani et al.	364/200
4,574,348	3/1986	Scallon .	
4,598,400	7/1986	Hillis	370/60
4,833,599	5/1989	Colwell et al.	364/200

OTHER PUBLICATIONS

Fisher et al., "Using an Oracle to Measure Potential Parallelism in Single Instruction Stream Programs", IEEE No. 0194-1895/81/0000/0171, 14th Annual Microprogramming Workshop, Sigmicro, Oct., 1981, pp. 171-182.

Requa et al., "The Piecewise Data Flow Architecture: Architectural Concepts", IEEE Transactions on Computers; vol. C-32 No. 5, May 1983, pp. 425-438.

J. R. Vanaken et al., "The Expression Processor," IEEE Transactions on Computers, C-30, No. 8, Aug., 1981, pp. 525-536.

Chang et al., "801 Storage Architecture and Programming"; ACM Transactions on Computer Systems; 6:28-50; 1988.

Colwell et al., "A VLIW Architecture for a Trace Scheduling Compiler"; ACM; 1987.

Ellis, John R., "Bulldog: A Compiler for VLIW Architectures"; MIT Press; 1986; Originally Published as a Yale University Doctoral Dissertation; 1985.

Gross et al., "Optimizing Delayed Branches"; IEEE; 114-120; 1982.

Hagiwara, et al., "A Dynamically Microprogrammable Computer With Low-Level Parallelism"; IEEE Transactions on Computers; C-29:577-594; 1980.

Heinrich et al., "Including the R4400 MIPS R4000 Microprocessor R4000 User's Manual"; MIPS Technologies Inc.; 1993.

Hennessy et al., "The MIPS Machine"; Proceedings of IEEE Compcon; 2-7; 1982.

Hennessy et al., "Postpass Code Optimization of Pipeline Constraints"; ACM Transactions on Programming Languages and Systems; 5:422-448; 1983.

Hennessy; "VLSI Processor Architecture"; IEEE; c-33:1221-1246; 1984.

Hennessy; "VLSI RISC Processors"; VLSI Systems Design; 22-32; 1985.

IBM; "PowerPC™ 601, RISC Microprocessor User's Manual"; IBM and Motorola; 1991 and 1993.

Intel Corporation; "MCS-80 User's Manual (With Introduction to MCS-85™)"; Oct. 1977.

McDowell Charles E.; "A Simple Architecture for Low-Level Parallelism"; Proceedings of 1983 International Conference on Parallel Processing; 472-477; 1983.

McDowell Charles E.; "SIMAC: A Multiple ALU Computer"; Dissertation Thesis; Univ. of California; San Diego; (111 pages); 1983.

McDowell et al.; "Processor Scheduling for Linearly Connected Parallel Processors"; IEEE Transactions on Computers; c-35:632-639; Jul. 1986.

Motorola; "MC68030 Enhanced 32-Bit Microprocessor User's Manual Second Edition"; 1989.

Patterson et al.; "The Case for the Reduced Instruction Set Computer"; Computer Architecture News; 8:132-191; 1980.

Patterson David A.; "Microprogramming"; Scientific American; 248:244; 1983.

Patterson David A.; "Reduced Instruction Set Computers"; Communications of the ACM; 28:8-21; 1985.

Radin George; "The 801 Minicomputer"; Proceedings of ACM Symposium on Architectural Support for Programming Languages and Operating Systems; 10:39-47, Mar. 1982.

Sites et al.; "Alpha Architecture Reference Manual"; Digital Press; 1992.

Tomita et al.; "A User-Microprogrammable Local Host Computer With Low-Level Parallelism"; ACM 0149-7111/83/0600/0151; 151-159; 1983.

FIG. 1




FIG. 2
PRIOR ART






FIG. 3.

FIG. 4

IO	LPN ₀	IFT ₀	SCSM ₀
I1	LPN ₁	IFT ₁	SCSM ₁
⋮			
I _n	LPN _n	IFT _n	SCSM _n

FIG. 5











FIG. 6











FIG. 11






FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17